La{ogonek}steliu{ogonek} plyšiniu{ogonek} jungčiu{ogonek} kanalu{ogonek} laidumo modeliavimas tolydaus laiko Markovo grandinėmis

Translated title of the contribution: Continuous time Markov chain models of voltage gating of gap junction channels

Henrikas Pranevicius, Mindaugas Pranevicius, Osvaldas Pranevicius, Mindaugas Snipas, Nerijus Paulauskas, Feliksas Bukauskas

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

The major goal of this study was to create a continuous time Markov chain (CTMC) models of voltage gating of gap junction (GJ) channels formed of connexin protein. This goal was achieved by using the Piece Linear Aggregate (PLA) formalism to describe the function of GJs and transforming PLA into Markov process. Infinitesimal generator of CTMC was used to automate construction of Markov chain model from description of the system using PLA formalism. Developed Markov chain models were used to simulate gap junctional conductance dependence on transjunctional voltage. The proposed method was implemented to create models of voltage gating of GJ channels containing 4 and 12 gates. CTMC modeling results were compared with the results obtained using a discrete time Markov chain (DTMC) model. It was shown that CTMC modeling requires less CPU time than an analogous DTMC model.

Original languageUndefined
Pages (from-to)133-142
Number of pages10
JournalInformation Technology and Control
Volume43
Issue number2
StatePublished - 2014

Fingerprint

Markov processes
Electric potential
Program processors
Proteins

Keywords

  • Continuous time Markov chain
  • Gap junction channel
  • PLA formalism
  • Steady-state probabilities

ASJC Scopus subject areas

  • Computer Science Applications
  • Electrical and Electronic Engineering
  • Control and Systems Engineering

Cite this

Pranevicius, H., Pranevicius, M., Pranevicius, O., Snipas, M., Paulauskas, N., & Bukauskas, F. (2014). La{ogonek}steliu{ogonek} plyšiniu{ogonek} jungčiu{ogonek} kanalu{ogonek} laidumo modeliavimas tolydaus laiko Markovo grandinėmis. Information Technology and Control, 43(2), 133-142.

La{ogonek}steliu{ogonek} plyšiniu{ogonek} jungčiu{ogonek} kanalu{ogonek} laidumo modeliavimas tolydaus laiko Markovo grandinėmis. / Pranevicius, Henrikas; Pranevicius, Mindaugas; Pranevicius, Osvaldas; Snipas, Mindaugas; Paulauskas, Nerijus; Bukauskas, Feliksas.

In: Information Technology and Control, Vol. 43, No. 2, 2014, p. 133-142.

Research output: Contribution to journalArticle

Pranevicius, H, Pranevicius, M, Pranevicius, O, Snipas, M, Paulauskas, N & Bukauskas, F 2014, 'La{ogonek}steliu{ogonek} plyšiniu{ogonek} jungčiu{ogonek} kanalu{ogonek} laidumo modeliavimas tolydaus laiko Markovo grandinėmis', Information Technology and Control, vol. 43, no. 2, pp. 133-142.
Pranevicius, Henrikas ; Pranevicius, Mindaugas ; Pranevicius, Osvaldas ; Snipas, Mindaugas ; Paulauskas, Nerijus ; Bukauskas, Feliksas. / La{ogonek}steliu{ogonek} plyšiniu{ogonek} jungčiu{ogonek} kanalu{ogonek} laidumo modeliavimas tolydaus laiko Markovo grandinėmis. In: Information Technology and Control. 2014 ; Vol. 43, No. 2. pp. 133-142.
@article{89f7d45c9bd7478b8c8b0e8972f612f0,
title = "La{ogonek}steliu{ogonek} plyšiniu{ogonek} jungčiu{ogonek} kanalu{ogonek} laidumo modeliavimas tolydaus laiko Markovo grandinėmis",
abstract = "The major goal of this study was to create a continuous time Markov chain (CTMC) models of voltage gating of gap junction (GJ) channels formed of connexin protein. This goal was achieved by using the Piece Linear Aggregate (PLA) formalism to describe the function of GJs and transforming PLA into Markov process. Infinitesimal generator of CTMC was used to automate construction of Markov chain model from description of the system using PLA formalism. Developed Markov chain models were used to simulate gap junctional conductance dependence on transjunctional voltage. The proposed method was implemented to create models of voltage gating of GJ channels containing 4 and 12 gates. CTMC modeling results were compared with the results obtained using a discrete time Markov chain (DTMC) model. It was shown that CTMC modeling requires less CPU time than an analogous DTMC model.",
keywords = "Continuous time Markov chain, Gap junction channel, PLA formalism, Steady-state probabilities",
author = "Henrikas Pranevicius and Mindaugas Pranevicius and Osvaldas Pranevicius and Mindaugas Snipas and Nerijus Paulauskas and Feliksas Bukauskas",
year = "2014",
language = "Undefined",
volume = "43",
pages = "133--142",
journal = "Information Technology and Control",
issn = "1392-124X",
publisher = "Kauno Technologijos Universitetas",
number = "2",

}

TY - JOUR

T1 - La{ogonek}steliu{ogonek} plyšiniu{ogonek} jungčiu{ogonek} kanalu{ogonek} laidumo modeliavimas tolydaus laiko Markovo grandinėmis

AU - Pranevicius, Henrikas

AU - Pranevicius, Mindaugas

AU - Pranevicius, Osvaldas

AU - Snipas, Mindaugas

AU - Paulauskas, Nerijus

AU - Bukauskas, Feliksas

PY - 2014

Y1 - 2014

N2 - The major goal of this study was to create a continuous time Markov chain (CTMC) models of voltage gating of gap junction (GJ) channels formed of connexin protein. This goal was achieved by using the Piece Linear Aggregate (PLA) formalism to describe the function of GJs and transforming PLA into Markov process. Infinitesimal generator of CTMC was used to automate construction of Markov chain model from description of the system using PLA formalism. Developed Markov chain models were used to simulate gap junctional conductance dependence on transjunctional voltage. The proposed method was implemented to create models of voltage gating of GJ channels containing 4 and 12 gates. CTMC modeling results were compared with the results obtained using a discrete time Markov chain (DTMC) model. It was shown that CTMC modeling requires less CPU time than an analogous DTMC model.

AB - The major goal of this study was to create a continuous time Markov chain (CTMC) models of voltage gating of gap junction (GJ) channels formed of connexin protein. This goal was achieved by using the Piece Linear Aggregate (PLA) formalism to describe the function of GJs and transforming PLA into Markov process. Infinitesimal generator of CTMC was used to automate construction of Markov chain model from description of the system using PLA formalism. Developed Markov chain models were used to simulate gap junctional conductance dependence on transjunctional voltage. The proposed method was implemented to create models of voltage gating of GJ channels containing 4 and 12 gates. CTMC modeling results were compared with the results obtained using a discrete time Markov chain (DTMC) model. It was shown that CTMC modeling requires less CPU time than an analogous DTMC model.

KW - Continuous time Markov chain

KW - Gap junction channel

KW - PLA formalism

KW - Steady-state probabilities

UR - http://www.scopus.com/inward/record.url?scp=84902777448&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84902777448&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:84902777448

VL - 43

SP - 133

EP - 142

JO - Information Technology and Control

JF - Information Technology and Control

SN - 1392-124X

IS - 2

ER -